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This dissertation focuses on design and implementation of a fully-integrated 
SRAM-based arbitrary waveform generator for analog signal processing applications in a 
CMOS technology. The dissertation consists of two parts: Firstly, a fully-integrated 
arbitrary waveform generator for a multi-resolution spectrum sensing of a cognitive radio 
applications, and an analog matched-filter for a radar application and secondly, low-power 
techniques for an arbitrary waveform generator. The fully-integrated low-power AWG is 
implemented and measured in a 0.18-μm CMOS technology. Theoretical analysis is 
performed, and the perspective implementation issues are mentioned comparing the 
measurement results. Moreover, the low-power techniques of SRAM are addressed for the 
analog signal processing: Self-deactivated data-transition bit scheme, diode-connected 
low-swing signaling scheme with a short-current reduction buffer, and charge-recycling 
with a push-pull level converter for power reduction of asynchronous design. Especially, 
the robust latch-type sense amplifier using an adaptive-latch resistance and fully-gated 
ground 10T-SRAM bitcell in a 45-nm SOI technology would be used as a technique to 








1.1 Technology trends 
A signal processing analyzes the signals to understand the information in the signal to 
be transmitted and received. As the technology advances, the systems have been 
challenged by the volume of the signal processing for the shorter processing time. 
Therefore, the systems have been more complicated, and consumed the power increasingly. 
Figure 1 shows the roadmaps of Gene’s law, signal process demand, and total system 
power consumption [1]. Even if the power consumption for million instructions per second 
(MIPS) is decreasing according to the Gene’s law, the overall system power consumptions 
stays almost constantly for the  increasing signal processing volume. Therefore, the 
low-power approaches for the signal processing meets the challenging situation.  
 






Figure 2. Power consumption of ARM926 at the peak frequency versus the technology 
nodes. 
 
Figure 2 shows ARM926 power consumptions at the peak frequency according to the 
technology nodes [2]. The power consumption of ARM926 stays at the 90-nm technology 
without being reduced. This is caused by the higher demand on the processing performance 
and the limitation of the low-power techniques. 
From these two results, it can be concluded that there must be accordingly new 
approaches to overcome the limitation of the power reduction approaches. The analog 
signal processing technique can be a good candidate to reduce the power consumption for 
the signal processing [1]. The analog signal processing performs the signal process in an 
analog domain without converting the signal to the digital domain. Therefore it can reduce 
the burden of the power consumption of an analog-to-digital converter (ADC) and a 




1.2 Motivation of dissertation 
A cognitive radio (CR) has been proposed as a promising way of improving spectrum 
utilization by adopting dynamic spectrum resource management [3-7]. To protect the 
primary users, the spectrum usage occupancy should be carefully monitored, which 
demands both accuracy and fast spectrum sensing time. From a CR system 
commercialization standpoint, minimizing the hardware complexity as well as the power 
consumption is also crucial. To meet the demands for speed and accuracy, a 
multi-resolution spectrum sensing (MRSS) technique was proposed and successfully 
demonstrated [8], [9].  
 
Figure 3. Block diagram of a multi-resolution spectrum sensing technique for a cognitive 
radio with an arbitrary waveform generator. 
 
Figure 3 shows a block diagram of MRSS. During spectrum sensing, the flexibility of 
a detection bandwidth can be controlled by correlating the received analog signal with the 
window signal generated by a arbitrary waveform generator. For the success of CR 
systems, various spectrum processing techniques should be implemented for the sensing 
and the selection of the desired spectrum resource. To maximize the throughput of CR 




reconfigurable to be adaptive depending on the availability of spectrum resources. Those 
demands can be achieved by utilizing the flexible and adaptable arbitrary waveform 
generator (AWG). This dissertation deals with the accomplishment of reducing the power 
consumption in the AWG.  
Meanwhile, a radar range resolution, a pulse width, and an average transmitted power 
have a trade-off, since the range resolution is given by 
 = c   / 2,τ×ΔR                                                            (1)                    
where τ is the radar pulse width, and c is the speed of light.  
A pulse compression technique allows a high average transmitted power of a long 
pulse while maintaining a high resolution of a short pulse. There are two well-known 
conventional approaches for the pulse compression: surface acoustic wave (SAW) 
device-based [10] and fast convolution processing (FCP)-based [11]. Also, there have been 
various studies to find alternatives to conventional approaches. Using a capacitor as a delay 
or a memory element has been widely investigated [12]. However, this approach could 
have problems such as a capacitor mismatch or a leakage current issue. An approach based 
on the floating-gate MOS technology [13] could also have difficulties with long pulses. 
There has been a study using a bank of digitally controlled transconductors along with 
small capacitors [14], but it could suffer from a transconductance mismatch. In addition, 
even though DSPs are becoming more powerful with time for a Gene’s law [15], a FCP is 
computationally expensive since this operation requires both a fast Fourier transform 
(FFT) and an inverse fast Fourier transform (IFFT). More generally, digital signal 
processing blocks such as channel estimators and digital filters consume a significant 




range. Therefore, to utilize the benefit of the pulse compression technique overcoming 
those disadvantages, we recently proposed an analog matched filter (MF) for a radar pulse 
compression [17].   
 
Figure 4. Block diagram of a matched filter technique for a pulse compression with an 
arbitrary waveform generator. 
 
Our solution compared to a conventional approach is to implement a fully integrated 
analog MF before an ADC stage, so that requirements for an ADC and a DSP such as speed 
and power can be relaxed. As in Figure 4, an analog MF is different from previous 
approaches since the MF function is implemented in a mixed signal domain using an 
analog multiplier, an analog integrator, and an AWG. 
This approach makes use of both the flexibility of the digital domain and the simplicity 
of the analog domain using mixed-signal integration. Since neither FFT nor IFFT is 
required, a digital computational burden and ADC requirements are relaxed. Also, the 
fabrication process is fully CMOS-compatible, so a system-on-a-chip (SOC) integration is 
possible, unlike a SAW-based MF, and further this could be a viable approach for a very 
large scale (~106 elements) phased array [18]. Moreover, this approach opens the 




signal. Even though it has proven to be a useful tool for several applications, the 
computational cost of signal processing using wavelets is heavy, so hardware 
implementations were almost concentrated on digital circuit implementation [19]. 
Therefore, our approach will open the possibility of developing to the direction of 
waveform diversity. The key building block for this approach is an AWG. The goal is to 
implement a multi-resolution, flexible, low-power, and compact AWG that can be 
integrated as part of a SOC. Since the proposed AWG is random access memory 
(RAM)-based, it can be programmed with an arbitrary waveform beforehand, and the 
AWG keeps the flexibility of digital processing. Also, by simply changing the addressing 












1.3  Organization of dissertation 
 
Figure 5. Landscape of analog signal processing. 
Figure 5 shows the landscape of analog signal processing which have been achieved 
in my research lab. Cognitive radio spectrum sensing was proposed utilizing the 
multi-resolution spectrum sensing technique in communication area. For the military radar 
application, radar pulse compressing using analog matched filter has been proposed. For 
those two applications, arbitrary waveform generator is working as a key function block. 
Therefore, my research is focused on arbitrary waveform generator for those two 
applications. 
Chapter II addresses the conceptual AWG. It explains the basic structure of AWG, 
and the mechanism to store and retrieve the data to make the waveform: the multi-point 
and the multi-rate AWG. Then, the fully-integrated SRAM-based AWG for MRSS of CR 




conventional one, and the power consumption is analyzed according to the input vector. 
Then, the measurement results of MRSS-AWG are discussed. The AWG is optimally 
implemented for the analog matched-filter (MF). The special feature of MF-AWG is to 
synchronize the waveform at the detection point of the MF. This functionality is described 
in the architecture of MF-AWG. Then, the measurement results of MF-AWG are 
described. 
Chapter III shows the low-power techniques of the AWG, especially for the 
low-power MRSS (LP-MRSS). Firstly, the self-deactivated data-transition-bit (DTB) 
scheme is applied to the LP-AWG. Secondly, the diode-connected low-swing signaling 
scheme with a short current reduction buffer is also adopted in the LP-AWG. Meanwhile, 
the charge-recycling scheme is additionally also suggested adopting the push-pull level 
converter, which can be applied to the asynchronous design. Then, the robust latch-type 
sense amplifier using an adaptive latch resistance is suggested. This scheme can be 
efficiently applicable in the deep-sub micron technologies, where the leakage-current 
affects the AWG potentially. Finally, the fully-gated ground 10T-SRAM bitcell is 
developed in a 45-nm SOI technology. The new SRAM bitcell can be a good candidate for 
the AWG in the upcoming challenging technologies. The low-power techniques for the 
LP-AWG are implemented for the LP-MRSS. The LP-MRSS is composed of the 
low-power analog correlator, the low-power pipeline ADC, and the fast-sweeping 
frequency synthesizer. In the last Section, the measurement results of the LP-MRSS are 
described compared to the conventional MRSS IC. In Chapter IV, the conclusions of the 






Arbitrary Waveform Generator (AWG) 
2.1 Overview 
An AWG has been widely developed for applications in communication, and signal 
processing [10-16]. These applications are based on the direct digital synthesis (DDS) 
technique for a precise frequency control, shown in Figure 6.  
 
Figure 6. Block diagram of a direct digital synthesizer. 
A DDS makes an analog waveform that is stored in a phase-to-amplitude converter 
(PAC) or a weighted digital-to-analog convert (DAC) block. A phase accumulator (PA) 
makes the address to access the PAC at the clock cycle. The output frequency of a DDS is 
expressed as  
/ 2Nout clkf f FCW= ×                                                     (2) 
where fclk is the clock frequency, and N-bit FCW is the  frequency control word in a PA.   
The objectives of the preliminary research are 
• to build a fully integrated AWG for MRSS functionality; 




The research for the conceptual algorithm of the AWG is developed in Section 3-1. 
Then, the AWG is implemented and extended to the specific designs of the MRSS in 
Section 3-2 and the MF in Section 3-3. In Section 3-4, the comparison of the MRSS-AWG 
and MF-AWG is summarized.  
Figure 7(a) shows a block diagram of the AWG. The role of the AWG is to make an 
arbitrary window having a flexible duration. The AWG stores the window data in the RAM 
and controls the duration of the window digitally by changing the read-out methods. The 
duration control methods can be classified in two ways, the RAM address increment 
control method and the clock frequency control method. In the AWG, a horizontal 
resolution, Nhor, is the number of points covering one window basis. Vertical resolution, 
Nver, is the width of a RAM and the resolution of a DAC. tω is the window duration, and fclk 
is the clock frequency. The relation among tω, fclk, and Nhor is  





=ω                                                      (3) 
The RAM depth should be as big as the maximum Nhor of the most precise window 
basis, if it is aimed for a multi-resolution window. A LPF reconstructs an analog window 
signal by removing the harmonics of clock signals. A proper window basis is made by 














Figure 7. Block diagram of AWG showing (a) the principle control scheme, (b) long and 







2.1.1 Multi-Point AWG 
The multi-point AWG (MP-AWG) alters the window duration by controlling the 
RAM address increment, as shown in Figure 7(b). If every row of the RAM is accessed at 
the rate of 1/fclk1, the longest window is generated. If every other row of the RAM is 
accessed at the same rate of 1/fclk1, the MP-AWG generates the short window having the 
half of tω of the longest one.  
The advantage of the MP-AWG is that long and short windows can be generated only 
by switching RAM addressing schemes. In addition, the LPF for the clock harmonics 
rejection can be fixed to a certain cut-off frequency because the sampling frequency is the 
same for any window duration. On the contrary, the RAM depth should be defined to be the 
maximum Nhor, corresponding to the longest window. Therefore, when a short window is 
used, the RAM would not be optimally utilized. Moreover, there is a burden to implement 
a flexible address increment controller. 
2.1.2 Multi-Rate AWG 
Figure 7(c) shows the multi-rate AWG (MR-AWG), which generates a different 
duration of windows by controlling  fclk. Every row of the RAM is accessed consecutively 
at the rate of 1/fclk1 for the generation of a long window. The MR-AWG generates a short 
window having half the tω of the long one when fclk2 is set to be twice fclk1. In the MR-AWG, 
Nhor is the same for any window duration, so the address increment is fixed. The duration is 
controlled by the clock frequency, fclk.  
The advantage of the MR-AWG is that the RAM depth can be optimally sized. 
Because Nhor of the window is the same for various windows, there is less area overhead 




However, 1/fclk must be tuned according to the duration of the window basis, and a LPF 
must be tuned to different cut-off frequencies to remove the harmonics of clock 
frequencies. Table I compares the characteristics of the MP-AWG and the MR-AWG. The 
AWG in this proposal has adopted both methods, so that the windows can be made with a 
different duration by changing either the address increment or the clock frequency 
adequately. 
Table I 
Comparison of MP-AWG and MR-AWG 
Characteristics MP-DWG MR-DWG 
Nhor (# of data point in a window) Varying Fixed 
fclk (Sampling frequency) Fixed Varying 
RAM depth Oversized Optimized 
RAM address accessing logic Varying Fixed 
RAM clock logic Fixed Varying 












2.2 Fully-Integrated SRAM-based AWG 
2.2.1 Conventional AWG 
Conventionally, an AWG has been based on a direct digital synthesis (DDS) 
technique for generating a waveform with precise frequency controllability. A DDS 
generates an analog signal that is stored in a phase-to-amplitude converter (PAC) or 
directly converted through a weighted DAC [17]. A phase accumulator (PA) generates the 
addresses to access a PAC on a clock cycle. A fully-integrated DDS provides a 
single-phase of sinusoid utilizing the novel PA [18] and a reduced PAC [19] for low power 
and high speed. However, the DDS is optimized to generate a high frequency clock signal 
or predefined waveforms such as a sinusoidal, a ramp, and a normal chirp waveform. 
Therefore, it is not a good candidate for the MRSS or the MF, both of which require 
arbitrary waveforms such as a Hann window, the pre-distorted chirp, or a wavelet.  
Meanwhile, square/triangular waveform generators were investigated by controlling 
passive devices or a current source utilizing the commercial ICs [20]-[22]. Then, on-chip 
pulse-shaping generators were proposed [23], [24] for the UWB applications. However 
they have the drawbacks of generating the pulse waveforms which has the limitation to 
make the spectral characteristic good enough for the MRSS and the MF. Moreover, they 
don’t beat the AWG’s ability to generate multiple-arbitrary waveforms; linear frequency 
modulated (LFM), non-linear frequency modulated (NLFM), pulsed continuous wave 
(CW), with modern radar systems. The AWG is required to not only switch the multiple 
waveforms at will, but also modify the waveforms with additional analysis blocks [25]. For 
example, if the matched-filter result shows an undesired spike or attenuation, the AWG can 










Figure 8. (a) Conventional DDS-based AWG having an address generator outside an 
SRAM. (b) Proposed AWG with an address generator-embedded SRAM. 
 
Off-chip based AWGs were widely developed for applications in the communication 
and signal processing [26]-[33]. They used commercially-available integrated circuits 




system requirements for the processing speed and resolution by utilizing a digital signal 
processor (DSP) and off-the-shelf ICs. However, the power consumption is much higher 
than a fully-integrated AWG. A radar-waveform generator was developed using 
commercial ICs [34], but it is not trivial to implement a compact, low power, and flexible 
AWG based on the off-the-shelf ICs. Moreover, it is not easy to synchronize the internal 
signals according to the process, voltage, and temperature (PVT) variations. Therefore, the 
features of the AWG for the MRSS and MF should be:  
1) to store an arbitrary waveform; 
2) to change the shape and resolution of the waveform; 
3) to be fully integrated with other processing sub-blocks. 
Figure 8 shows the conventional DDS-based AWG. An address generator is designed 
separate to a static random-access memory (SRAM), which makes addresses randomly to 
retrieve the data from an SRAM. Therefore, the whole SRAM including x-decoder blocks 
(high-order and low-order address decoders) are accessed on every clock cycle, even if 
they are necessary in a random-access mode. This architecture is useful for a fine-tuning 
resolution, but not for the low-power, since addresses are generated independent of an 






Figure 9. Conceptual timing diagram and operation table of multi-resolution and 
multi-waveform spectrum sensing process. 
 
Figure 9 shows the conceptual timing diagram and operation table of a 
multi-resolution and multi-waveform spectrum sensing process, which is analyzed to 
investigate the power- saving efficiency of the proposed AWG. For the spectrum sensing, 
two waveforms are used at two resolutions. Then, the sensing time in a fine sensing mode 
with an A window is given by   
( )1 1 01 (sec)ω
⎛ ⎞− ⎡ ⎤= + × + +⎜ ⎟ ⎣ ⎦⎜ ⎟
⎝ ⎠
end start
sense AVG buf sw
step
f ft N t t t
f ,                     (4)     
 
where (fend – fstart) is the frequency sweep range of a phase- locked loop (PLL), fstep is the 
amount of frequency change in a PLL, NAVG is the number of averages at one PLL 
frequency, tbuf is a margin between consecutive windows, tω1 is the bandwidth of an A type 
window, and tsw0 is the maximum switching the settling time of a PLL [8], [9]. Then, tsense2 
of the sensing time in coarse sensing with an A×4 window is given by replacing tω1 with tω2 
in (4). Since the bandwidth of a waveform of fine sensing is larger than that of coarse 




bandwidth of a B waveform is the same as that of an A waveform, tsense3 is the same as tsense1, 
and tsense4 is same as tsense2. Meanwhile, tsw1 is the time for switching the resolution of the 
window, which is necessary to assign new resolution-control word (FCW) to the AWG. 
Then, tsw2 is defined as the time when the window shape changes or pre-distorts according 
to the channel environment and/or the sensing signal. If the whole shape of the window 
changes, tsw2 is the time to access the whole SRAM. If not, it is the time to access a part of 
the window. 
For example, if a 100-kHz window is used with 50 correlating averages to sense the 
UHF bands from 512 MHz to 698 MHz by a step of 1 MHz, then tω1 is 10 μs, tbuf is 0.15 μs, 
NAVG is 50, tsw0 is 30 μs, and tsense1 and tsense3 are 100.5 ms according to (1). Then, if a 
400-kHz window is used for coarse sensing, tsense2 and tsense4 can be calculated to be 30.3 ms 
according to (1), and tsw1 is 1/fclk for switching a window resolution. For writing a new 
window in the whole SRAM, tsw2 is given by 
2 clk1 / ,= ×sw wordt N f                      (5) 
where Nword is the number of words of an SRAM. Then, tsw1 is 0.052 μs, tsw2 is 13.3 μs at fclk 
= 19.2 MHz and Nword = 256. If these calculations are applied to the overall sensing time as 
shown in Figure 9, the power consumption of the conventional and proposed AWG can be 
further investigated.  
Figure 10 shows the conceptual power consumption comparison of the previous 
DDS-based and the proposed AWG during the two-resolution and two-waveform spectrum 








Figure 10. Conceptual power consumption of the conventional and proposed AWG during 
two-resolution and two-waveform spectrum sensing process of the UHF-bands from 512 
MHz to 698 MHz. (a) The conventional DDS-based AWG. (b) The proposed address 
generator-embedded AWG. 
 
The numerical notation indicates the power consumption of each block at each 
sensing period, shown in Figure 9. For the proposed AWG, the power consumption of the 
high-order address decoder and address generator can be reduced during tsense1, tsense2, tsense3, 
and tsense4, while the additional power in the control block is consumed.  
Table II shows the average power consumption equation of the conventional and 




difference between the conventional and proposed AWG power consumption. To calculate 
the power consumption more accurately, the architecture and the toggling rate of the 
SRAM and address generator need to be analyzed in more detail. 
Table II 
Power Consumption of Multi-Resolution and Multi-Waveform Sensing Process 
(conv.)avgP  
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Figure 11 shows the schematic of the conventional SRAM architecture with an 
address generator block of a DDS-based AWG. The SRAM consists of a control block, 
x-decoder blocks, 6-T memory cells (MCs), and y-path blocks configuring four banks of 
224x11b. MCs store the digital data of a waveform that has been pre-converted and stored 
through I2C externally. To do this operation, the MC is accessed randomly by addresses 
through many x-decoders and high-capacitance loading lines. For x-decoder blocks, 
address buffers are divided into several blocks for the optimal design considering the 
power consumption and area efficiency. The upper six bits among eight bits of x-addresses 
are called high-order addresses (HOaddr), and the others low-order addresses (LOaddr). 
For the random access of the SRAM, HOaddr are buffered to drive high-capacitance 
loading lines of x-decoder blocks. Then, they are pre-decoded to a HOaddr summing 
signal (HA_SUM). This is decoded through a two-input NAND buffer with the 
pre-decoded LOaddr signals, X<3:0>, to make a wordline accessing one row of the MC 
array.  In conventional DDS-based AWG architecture, addresses are made in the external 




access the SRAM sequentially. However, the buffers and pre-decoder blocks for HOaddr 
are useful for the random access mode of the SRAM, but not necessary for making a 
sequential waveform.  
 





2.2.2 Address Generator Embedded AWG 
Figure 12 shows the address generator embedded SRAM for the low-power operation 
of the AWG. The motive for low-power operation is that the addresses to access the SRAM 
are not random but sequential and repetitive in a sweep mode. Therefore, an x-decoder can 
be divided into several blocks and placed in a more power-efficient way. In a random 
access mode, HOaddr buffers and pre-decoders are operating as the conventional SRAM. 
However, in a sweep mode, HA_SUM is generated by the internal SL, not by the external 
address generator and HOaddr buffers. For this operation, instead of address generator 
blocks for HOaddr and LOaddr to access the SRAM, an address generator is needed only 
for LOaddr. Therefore, the power consumption for operating HOaddr buffers, 
pre-decoders, and driving the high capacitance loading can be reduced, even though there 
is additional power in the operation of the SL block and X3_PULSE.  Then, there is the 
limitation of making random addresses by the address generator for the embedded SL 
block. Therefore, the diverse frequency controllability in the proposed architecture is not 
achieved as much as the conventional DDS-based AWG. Even though there is the 
limitation for the frequency resolution of the address generator embedded architecture, it 















Figure 13 shows the serial latch (SL) block that is embedded in the x-decoder block to 
access the SRAM in making a waveform sequentially for a low-power feature. The SL 
substitutes the operation of the external address generator, internal buffers, and 
pre-decoders for HOaddr. It consists of a flip-flop, a delay circuit, and an initialization 
block for the feedback of the flip-flop output. The flip-flop transfers the data of the 
decoded HOaddr from the previous SL to the next SL at the edge of X3_PULSE. The delay 
circuit makes sufficient delay such that the SL output can be transferred to the next SL 
input without interfering with the active wordline. Therefore, the delay variation needs to 
be within the worst delay for evaluating the MC data through the MC array, and the y-path 
at PVT variations. In this structure, delay techniques based on replica circuits are adopted 
in order to secure the sequential SRAM operation. In the SL block, a sweep-enable pulse 
(SEQ2) is generated in a sweep mode at the time when SEQ_EN or the top-wordline is 
enabled. Therefore, the top-wordline indication block is included in the SRAM control 
block. 
 




Figure 14(a) shows the conventional SRAM timing diagram of the AWG in sweep 
modes. HOaddr generated by an external address generator decodes HA_SUM, and 
LOaddr makes X<3:0> at the rising-edge of the internal clock (ICLK). Buffers and the 
pre-decoder block for HOaddr switch at every clock cycle consuming the dynamic current. 
Figure 14(b) shows the proposed SRAM timing diagram. Because the SL block 
makes HA_SUM signal instead of HOaddr buffers, the SL block operates at a cycle of 





Figure 14. Timing diagrams of (a) conventional SRAM and (b) proposed SRAM for a 






2.2.3 Power Analysis of AWG  
Table III shows the AWG modes according to digital control signals. At the 
falling-edge of the sweep mode selection signal (SEQ), the sweep mode is selected 
according to resolution selection signals (RES<1:0>), making the amount of address 
increment one, two, or four.  
Table III 
AWG modes 
SEQ RES<1:0> Mode 
0 xx Random access mode, non-sweep 
1→0 00 Sweep, addr. increment = 1 
1→0 01 Sweep, addr. increment = 2 
1→0 10 Undefined mode 
1→0 11 Sweep, addr. increment = 4 
 
Table IV shows the HOaddr toggle number (Ntoggle) within one window duration (tω) 
and average toggle rate (ftoggle) per clock cycle (tCK). To make calculation simple, total 
wordlines are assumed as 256, while the AWG of the MRSS has 224. HOaddr toggles 
when one cycle of LOaddr is complete. For example, HOaddr changes at every fourth tCK 
with the address increment of one, and at every tCK with the address increment of four. 
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Analysis of address toggle number (Ntoggle) and toggle rate (ftoggle) 
 HOaddr A<7:2> LOaddr A<1:0> 
RES<1:0>       00 01 11 
ADDR A7 A6 A5 A4 A3 A2 X<3:0> X<3:0> X<3:0> 
VALUE 







0 0 0 0 0 1 
0 0 0 0 1 0 
0 0 0 0 1 1 
0 0 0 1 0 0 
0 0 0 1 0 1 
0 0 0 1 1 0 
0 0 0 1 1 1 
… … … … … … 
1 1 1 1 1 1 
Ntoggle 2 4 8 16 32 64 64 × 4 64 × 2 64 × 1 
ftoggle_HO (2+4+8+16+32+64)/Ntoggle_LO 0.49 0.98 1.97 
 
This means that HOaddr buffers switch an average of 0.49, 0.98, and 1.97 times at every 
tCK, respectively, depending on the value of RES<1:0>. The current consumption of one 
HOaddr buffer in the AWG is about 0.068 mA at a supply voltage 1.8 V and 19.2 MHz of 
clock frequency by simulation. If ftoggle_HO in different sweep modes is considered, the 
power ratio of HOaddr buffers to the total SRAM block in the AWG can be calculated. For 
example, with ftoggle_HO of 0.49, the total power consumption of HOaddr buffers at tCK is 
0.068 mA × 0.49 = 0.03 mA when an address increment is one. In addition, the power 
consumption of a 6-bit counter to make HOaddr is 0.14 mA. These two power values 
occupy about 15% of the total SRAM power consumption. When an address increment is 
four, HOaddr buffers consume about 0.068 mA × 1.97 = 0.13 mA at tCK. When the power 
of a 6-bit counter block is also considered, it occupies about 25% of the total power 




Figure 15 compares the dynamic power consumption of the conventional SRAM 
block and the proposed one. The HOaddr buffers and the 6-bit counter consume from 15% 
to 25% of the total power in the conventional DDS-based architecture, depending on the 
HOaddr toggling ratio. The power consumption of the SL and the x3_pulse block is added 
in the proposed architecture, which is about 6% of the total power consumption. The Ypath 
consumes about 20% for a pre-charging, a sensing, and a writing operation. The control 
block dissipates about 58% of the total power in generating the internal control signals of 
the SRAM. The total power consumption of the proposed architecture is saved by 9%, 12%, 




Figure 15.  Power consumption of SRAM sub-blocks and an address generator in a 






Figure 16. Power dissipation breakdown. (a) Conventional AWG at RES=00, and (b) 
RES=11. (c) Proposed AWG. 
 
Figure 16 shows the power dissipation breakdown of the conventional and proposed 
AWG. It is simulated at fclk = 19.2 MHz and VDD = 1.8 V. The same DAC and LPF that are 
used for the conventional and proposed AWG consume about 63% power of the AWG. 
Then, the power consumption of the SRAM and address generator occupies 12.7% and 
14.7% of the proposed and conventional AWG, respectively. Then, latch buffers, which 
consume about 23% of the total power with the buffers for probing the internal signals of 






Figure 17 shows the architecture of the R-2R DAC of the AWG. It is designed by the 
primitive 1-bit DAC cell to configure an 11-bit DAC. VHIGH and VLOW define a swing 
range of the DAC to be optimally controlled for the maximum correlation output of the 
MRSS and the MF.  
 
Figure 17. Schematic diagram of 11-bit R-2R type of DAC in AWG. 
 
As the DAC generates a window, the dynamic specification of the DAC influences 
the MRSS and MF performance. Since a thermal noise is mixed with the output of the 
AWG, a spurious noise of the DAC makes the reciprocal mixing process with a thermal 
noise. Therefore, interferers of the incoming signals are folded into an in-band due to the 





The DAC shows the 45-dBc spurious-free dynamic range (SFDR), shown in Figure 
18. If it is considered that the jammer rejection ability of the signal path is 35 dB [9], then 
the noise increment due to the reciprocal mixing process can be neglected. The largest 
spurious noise of the DAC does not severely degrade the sensitivity of the signal detection. 
 












2.2.4 Measurement Results of MRSS-AWG 
The AWG is fabricated in a 0.18-μm CMOS technology for the MRSS functionality. 
This is called a MRSS-AWG. Figure 19 shows the die micrograph of the MRSS-AWG in 
the MRSS IC. The MRSS-AWG die size is 1.46 × 0.93 mm2, which is about 11 % of the 
MRSS chip having 4.8 × 2.4 mm2.  
 













Figure 20 shows the measurement result of a Hann window (cos4) having fω from 25 
kHz to 800 kHz. This is successfully measured from the MRSS-AWG by changing the 
address increment signals, RES<1:0>, and fclk from 4.8 MHz to 38.4 MHz. 
 






2.3 AWG for Analog Matched Filter 
2.3.1 Synchronizable MF-AWG Architecture 
An important functionality of the AWG for the analog MF is its ability to align a 
waveform with an arbitrary starting point. The MRSS requires measuring only the power 
of the incoming signal; thus the waveform starting point is not important. However, the 
timing information is crucial for the MF since it should be possible to determine precisely 
the maximum correlation point on a time axis. Therefore, the AWG in this work 
incorporates an additional functionality such that the starting point of the waveform can be 
synchronized with an external input trigger. The AWG for the MF is called a MF-AWG. 
Figure 21 shows a block diagram of the MF-AWG. To make the waveforms for the 
separate I and Q paths, the MF-AWG is composed of a 22-bit SRAM, four 11-bit DACs, 
and four LPFs. The SRAM is configured as four banks of 256x22b, which store the 
digitized chirp signal or the wavelet signal to be converted to analog signals through four 
DACs. The 22-bit data of SRAM are read out to two latch blocks by 11-bit data separately, 
which enable the complementary and synchronized outputs for four DACs.  
 




Figure 22 shows a more detailed schematic diagram of the SRAM and the address 
generator block of the MF-AWG. In order to make the waveform in a row from the 
MF-AWG, the digital data stored in the SRAM is accessed by the signal generated in an 
address generator block continuously. Among the total 10-bit addresses, 2-bit low order 
addresses (LOaddrs) are generated by the 2-bit counter. However, 6-bit high-order 
addresses (HOaddrs) for x-decoders are generated in the embedded serial latch for 
reducing the power consumption in address buffer blocks like the MRSS-AWG. The 
4-bank bit-cell array can store the different types of waveforms to be triggered and 
accessed digitally for another pulse compression purpose. To make the synchronizable 
MF-AWG, an additional address generation circuit has been adopted. For the external 
synchronizing functionality, lat_in signal of the SL block in the x-decoder is not fixed, but 
is selected from the HA_SUM signal, which is decoded by external HOaddr. If HA_SUM is 
in high state, it blocks lat_in_down from the preceding lat_delay_up and turn-on P1 in the 
lat_in_selection block. This signal enters the input of the SL block and sets the start point 
of the waveform with the pre-set X<3:0>.  
Figure 23 shows the synchronizable timing diagram of the SRAM and the address 
generator of the MF-AWG. The external 10-bit addresses are used to set the starting point 
of the MF-AWG. By assigning the expected point of the waveform in a normal mode, the 
waveform is generated from that point in a sweep mode. If one cycle of the waveform is 
generated, the internal reset signal is generated to set the latch data in the x-decoder to start 





Figure 22. Schematic diagram of SRAM and an address generator of MF-AWG. 
 




2.3.2 Measurement Results of MF-AWG 
The duration of the waveform can be controlled externally by a clock frequency or 
resolution control bits in the MF-AWG. This waveform flexibility can be adapted to the 
digitally controlled multi-resolution pulse-compression technology. Figure 24(a) shows 
the measurement results of a chirp waveform, fω being from 9.2 kHz to 18.7 kHz having the 
internal clock frequency from 9.6 MHz to 19.2 MHz, and the address increment 1 or 2, 
respectively. Figure 24(b) shows the measurement results of a Daubechies wavelet that can 











Figure 25 shows the measurement results of the arbitrary starting characteristic of the 
MF-AWG. In order to identify the exact distance where the waveform has been bounced, 
the starting point of the waveform needs to be controlled and adjusted digitally during the 
correlation. For example, the MF-AWG is measured for the chirp waveform having the 
delay of 0, 1/4, 2/4, and 3/4 T of the whole waveform clock cycle. This can be achieved by 
controlling the external trigger signals. 
 
 












Figure 26. Chirp waveform (a) ideally generated in the time domain by MATLABTM, (b) 
sampled at fclk=38.4 MHz, and transferred to a frequency domain by N=219 point FFT, (c) 
resampled at 100-MS/s after Butterworth 2nd order LPF with a 10.78 MHz cutoff frequency, 










Figure 26 continued. 
 
 To analyze the measurement results of the AWG, a linear chirp signal with a 
5.39-MHz bandwidth is measured from the MF-AWG and compared with the signal 




frequency is non-integer times of the sampling frequency of the original waveform, a side 
lobe is influenced by spectral leakage. Therefore, to consider the side lobes effect of the 
oversampling frequency and analyze the measurement results fairly, we sampled the ideal 
simulation data at 38.4 MHz, transferred them to a frequency domain by an N=219 point 
FFT, and resampled them at 100 MS/s as Figure 26(a), (b), and (c), respectively. To cut off 
the noise above 10 MHz, we apply a Butterworth 2nd order lowpass filter with a 10.78-MHz 
cutoff frequency, shown in Figure 26(c). The measured chirp window in the time domain is 
originally generated at a 38.4-MHz clock frequency from the MF-AWG. Then, they are 
sampled by an oscilloscope (LeCroyTM 7300A) at 100 MS/s for I and Q, separately. They 
are converted to a frequency domain using an N=219 point FFT as shown in Figure 26(d). 
The output is rescaled for the dBm level and compared with Figure 26(c) to evaluate the 
AWG performance. The auto-correlation factor of the measured output m(t) and the 
simulated output s(t) are given by  
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The auto-correlation factor of the ideal signal generated by MATLABTM is 5.02×105, 
and the measured signal is 8.36×104. Then, the maximum cross-correlation factor of the 
two signals, which are normalized by the square root of their auto-correlation values, is 




the ideal signal by a factor of 0.94. Therefore, the discrepancy between those signals in a 
frequency response is about 6%. 
An ideal Daubechies 8th-order wavelet is sampled at 38.4 MHz,  converted to a 
frequency domain by an N=219 point FFT, and resampled at 100 MS/s, as shown in Figure 
27(a), (b), and (c), respectively. The data measured at 38.4 MHz are sampled at 100 MHz 
by an oscilloscope and converted to a frequency domain by an N=219 point FFT, as shown 
in Figure 27(d). The auto-correlation factor of the ideal wavelet signal is 4.36×104 and that 
of the measured signal is 6.56×103. The maximum cross-correlation factor is 0.988. These 
results indicate that the measured Daubechies wavelet is more cross-correlated to the ideal 
signal than the chirp waveform. 
 
(a) 
Figure 27. Daubechies wavelet (a) ideally generated in the time domain by MATLABTM, 
(b) sampled at fclk=38.4 MHz, and transferred to a frequency domain by N=219 point FFT, 
(c) resampled at 100-MS/s through Butterworth 2nd order LPF with a 10.78 MHz cutoff 














Figure 27 continued. 
 
The layout of the MF-AWG except for the LPF is shown in Figure 28. The SRAM 
and the address generation logic occupy about 80% of the total MF-AWG area, two latch 





Figure 28. Layout of SRAM, Latch, and DAC of MF-AWG. 
 
Figure 29 shows the die micrograph of the analog MF having the MF-AWG. The MF 
is fabricated in a 0.18-μm CMOS technology. The MF-AWG area is 1.7 × 1.5 mm2 
occupying about 45% of the total area of the MF of 3.13 × 1.81 mm2. 
 





2.4 Comparison of MRSS-AWG and MF-AWG 
A fully integrated SRAM-based AWG is developed for an analog signal processing. 
One is for the MRSS for a CR application (MRSS-AWG), and the other is for the MF for 
an analog pulse compression function (MF-AWG). The AWG utilizes the low-power 
architecture merging the address generator into SRAM not to make the redundant address 
buffer operate in a sweep mode. For the MRSS, the MRSS-AWG generates the Hann 
window, and the fabricated chip demonstrates the multi-resolution windows successfully. 
For the MF, the chirp window and the Daubechies wavelet are successfully generated 
featuring the arbitrary starting characteristics from the MF-AWG.  
Table V shows the summary of characteristics of the MRSS-AWG and the MF-AWG. 
The MF-AWG is two times larger than the MRSS-AWG to make the waveforms through 
both I and Q paths at the same time. Therefore, the power consumption is proportional to 
the physical size. The AWG shows SFDR = -45 dBc at fclk = 38.4 MHz and fout = 37 kHz. 
Table V  
Summary of characteristics of MRSS-AWG and MF-AWG 
Characteristics MRSS-AWG MF-AWG 
Applications Multi-resolution spectrum sensing for cognitive radio 
Analog matched filter for pulse 
compression 
Resolution Control bits LOaddr[1:0] 
RAM  
Words 896 1024 
Bits per Word 11b 22b 
Mux 4 4 
DAC R-2R type 11-bit 
LPF 6th order Chebyshev type 
Performance  










Comparison of Waveform Generators 

















AWG Arbitrary MRSS/MF 45 0.18 38.4 1.8 1.35 750 






pulse UWB 30 0.18 2500 1.8 0.32 50 




Table VI shows the comparison of the waveform generators according to the 
applications. Since the MRSS-AWG and MF-AWG are fully integrated in an SOC to 
generate an arbitrary waveform, they are not easily compared with an on-chip DDS or an 
off-chip AWG. A DDS generates sinusoidal signals, and an off-chip AWG consumes a lot 
of power, but an on-chip AWG generates arbitrary waveforms consume more power than a 





Low-Power AWG for Low-Power MRSS 
3.1 Overview 
The objective of the proposed research is to develop a fully integrated low-power 
SRAM-based arbitrary waveform generator. The low-power AWG (LP-AWG) could be 
implemented using partial swing techniques of a self-deactivated data transition bit (DTB) 
structure. The LP-AWG will be applied to the multi-resolution spectrum sensing for a 
cognitive radio application and the analog matched filter for a radar pulse compression 
application in a deep sub-micron CMOS technology. 
The proposed LP-AWG is exploiting the repetitive and predictable window stored in 
the SRAM. The partial accessing scheme using the self-deactivated data transition bit 
(DTB) structure is proposed. In addition, the short current reduction buffer is proposed to 
reduce the short current in the AWG adopting the diode-connected low-swing signaling 
scheme.  
3.2 Self-Deactivated Data Transition Bit (DTB) Scheme 
The capacitance of internal nodes can be analyzed after the layout of the SRAM in the 
AWG is extracted. Table VII shows the power analysis of the SRAM based on the 
capacitance of the internal node, the toggling rate, and the voltage swing range. If the 
SRAM is configured as four banks of 256×11b array, the power in the SRAM is consumed 
mainly in BIT lines (31.7%) and DOUT (36.3%) lines. Therefore, the design was focused 





Power analysis of SRAM of AWG 
Internal 
Nodes Cap.  
Toggling 
Rate Total Cap. Swing Range 
Power Consumption 
(= Total Cap. × Swing 
Range) 
BIT line 220 fF 11 × 4 = 44 220 × 44  = 9.6 pF 
ΔV < VDD 
(≅ 0.2 VDD) 
1.92  
(31.7%)  
Wordline 130 fF 1 0.13 pF VDD 0.13 (2.1%) 
HOaddr 280 fF 2 (max) 280 × 2  = 0.56 pF VDD 
0.56 
(9.2%) 
X3~X0 150 fF 1  0.15 pF VDD 0.15 (2.5%) 
PRE 220 fF 5 220 × 5  = 1.1 pF VDD 
1.1 
(18.2%) 




For the power analysis considering the window characteristics, the toggling ratio of a 
Hann window (cos4) is analyzed when it is stored in the SRAM as an 11-bit digital data 
(Table VIII). According to the analysis, the proposed DTB structure can reduce the 
toggling rate by about 34%. Moreover, if the bank-selected partial access scheme is added, 
the power consumption could be more reduced. 
The digital data stored in the SRAM are read out to make a Hann window for a 
correlation with an incoming signal in the MRSS.  The whole memory cell (MC) array in 
the SRAM is not necessary to be accessed at every clock cycle to make an adequate 
waveform. The easy way to save the power consumption is to divide the MC array into 






         Table VIII 
Analysis on data toggling rate of Hann Window 
















Toggling no. of 4-bit MSB = 15 × 4 
Toggling no. of 7-bit LSB = 256 × 7 
Toggling no. of 11-bit: 256 × 11 = 2816 (100%) → 256 × 7 + 15 × 4 = 1852 (66%) 
 
Figure 30 shows a conceptual diagram showing data stored in a RAM of the LP-DWG. 
To have a band-limiting property for an MRSS operation, a DWG is required to generate a 
window with the frequency response of the low-pass filtering characteristic such as a Hann 
window [8], [9]. For a Hann window, the most significant bits (MSBs) show a lower 
transition probability than the least significant bits (LSBs). Because the bit-cell data are 
known in advance before they are written in a RAM, the unnecessary power consumption 
can be avoided by adding a DTB in a bit-cell array. Then, MSBs are accessed only when it 





Figure 30. Conceptual diagram showing data stored in a RAM of the LP-DWG. 
 
In a normal RAM without the DTB, the number of RAM bit-cell access for the duration of 
one window is 
bit wordN =ΒPW N× ,                              (10) 
where BPW is the number of bits per a word, and Nword is the number of words per a 





(conv. DTB) ( 1) ,
       DTB evaluation
+ × + ×
↵
bit sa word sa MSBword
                 
   N = ΒPW-B N B N
     
         (11) 
where Bsa is the number of bits conditionally accessed by a DTB, and NMSBword is the 
number of words at which MSBs are accessed. Total BPW do not have to be accessed at 




different from the previous ones in a RAM output. Nbit is increased by the DTB evaluation 
bits at every clock. However, in the proposed DTB structure, the DTB itself is evaluated 
when it is necessary.  Therefore, Nbit is given by 
(prop. DTB) ( ) ( 1) .× + + ×bit sa word sa MSBword  N = ΒPW-B N B N       (12) 
Then, a power saving factor Ps of the proposed DTB over the normal scheme is given by 
( ) ( 1)sa word sa MSBword
s
word
ΒPW-B N B NP =
ΒPW N
× + + ×
×
.         (13) 
Figure 31 shows the self-deactivated DTB adopted in the LP-DWG. A RAM is 
configured as four sub-arrays of 256×11b accessed by two YMUX addresses. The window, 
cos4, is stored as 11b data [8], [9]. 11b data are divided into 4 MSBs and 7 LSBs. While 7 
LSBs are accessed at every clock, 4 MSBs are accessed conditionally according to the 
DTB. To disable the DTB evaluation at every clock cycle, the DTB is enabled by second 
local wordline (LWL2) by the DTB itself. A power saving factor of the proposed DTB is 
0.66 according to (12), where BPW = 11, Nword = 256, Bsa = 4, and NMSBword = 15. This 
means that the proposed DTB can reduce the power consumption in a bit-cell array by 
about 11% over the conventional DTB power saving factor of 0.74 by limiting the 
operation of the DTB. 
Figure 31(b) shows the timing diagram of the proposed DTB scheme. When DTB=0 
and LWL2=0, the local SA enable signal (LSENSE) is disabled to inactivate the SAs of 
MSBs. Because the bit-lines of the DTB bit-cell stay at the precharged level, VDD, 
different from the conventional one, a mismatch SA is adopted to sense the DTB bit-cell 
status. Figure 31(c) shows a mismatch SA that is making LSENSE high or low according to 










Figure 31. A self-deactivated data transition bit (DTB) of the LP-DWG showing (a) 






Figure 31 continued. 
 
3.3 Diode-Connected Low-Swing Signaling Scheme with a Short Current             
(ISHORT) Reduction (SR) Buffer 
Figure 32 shows the diode-connected low-swing signaling scheme with the short 
current (ISHORT) reduction buffer embedded in the latch block of the LP-AWG. This 
scheme aims to reduce the power consumption due to the repetitive switching on a long 
signal bus with the diode-connected signaling scheme [37]. The techniques to utilize the 
leakage current reduction in a level shifter using multiple voltages were addressed in [38]. 
However, they overlooked an ISHORT issue in the termination buffer that occurs during the 
input transition period, especially from low to high state. In order to reduce ISHORT, a diode 
is added in the GND path of the buffer. When OUTd is expected to change from GND to 
VDD, the diode reduces the current in the buffer making the X2 level up above GND. If 
OUTd goes up to VDD, OUTd turns on N2 to force X2 level down to GND. This reduces 




from VDD to GND, X1 is going down below VDD, and decrease ISHORT from VDD to 
GND for VDD bouncing at TEN2. While the OUTd evaluation time is relatively high for the 
normal inverter buffer, this scheme is very effective in the non-performance critical path in 
the system together with the multiple voltages scheme. In the low-power MRSS 
(LP-MRSS), the operation of making the waveforms is not the bottleneck of the overall 












3.4 Charge Recycling with Push-Pull Level Converter for Asynchronous 
Design 
3.4.1 Introduction 
A low-power technique to drive high-capacitive load lines has been one of the 
challenging issues for low-power integrated circuits (ICs) [39]. The complex ICs are 
divided into the sub-blocks that are optimized for the multi-functions. Then, the 
non-timing-critical blocks has a local VDD lower than the timing-critical blocks [40]. 
However, the receiver block consumes redundant dynamic power for the extra control 
signal that is required to reduce the short circuit power consumption (IS). In the 
asynchronous receiver case, the level converters (LCs) were proposed for the multi-VDD 
schemes [41]. The LCs could reduce IS as an interface between different VDD blocks. 
However, they have not been fully investigated for the whole range of an input swing. 
Especially, when the high-capacitive load line toggles slowly, IS is still a big challenge. A 
low power Shmitt trigger was developed to reduce IS by changing a hysteresis according to 
the input transition [42]. However, the output of the Shmitt trigger does not stay at a full 
VDD or GND, because either PMOS or NMOS diode turns off in an idle status. Therefore, 
it has the limitation to be used as a low power LC for the DC leakage current at the fan-out 
circuit of the Shmitt trigger. Meanwhile, charge-recycling (CR) schemes were utilized to 
drive high-capacitive load lines [43]. The charge in a load line is stored in a dummy 
capacitor before discarded to GND. Then, it is injected again into the load line from a 
dummy capacitor before the load line is actively driven from VDD. However, CR requires 
the synchronous control signal for the receiver to reduce IS during the charge-recycling 




advantage of CR. Moreover, it has been difficult to apply CR to the asynchronous logic. In 
this paper, the enhanced LC is developed to decrease IS in CR. The proposed LC changes 
the input logic threshold voltage adaptively to decrease IS according to the input transition, 
so it can be used for asynchronous circuits.  
3.4.2 Asynchronous and Synchronous Charge Recycling 
Figure 33 shows an asynchronous charge recycling with an inverter receiver 
(ACR_IR) and a synchronous CR with a clocked inverter receiver (SCR_CIR). Depending 
on the existence of a control signal in the receiver, it is called as an asynchronous or 
synchronous. In ACR_IR, the receiver consumes IS during the charge-recycling timing 
(TEQ), because the receiver input stays at an equalization state (VEQ) between VDD and 
GND. In SCR_CIR, CLK is used to disconnect the path from VDD and GND to block IS 
during TEQ consuming an additional ID for CLK.   
Figure 34 shows the timing diagram and power consumption of ACR_IR, SCR_CIR, 
and inverter driver with an inverter receiver (ID_IR). ID_IR consumes dynamic power (ID) 
for the charging timing. Meanwhile, ACR_IR needs TEQ two times for transferring 
charges to and withdrawing charges from D_storage. Then, D is driven to full VDD after 
the second TEQ. Figure 34(c) shows that the benefit of small ID of ACR_IR is diminished 
because of IS. Figure 34(d) shows the power consumption of SCR_CIR. Even if SCR_CIR 
eliminates IS during TEQ, it consumes an additional power for CLK (ICLK). Because 
ICLK can be the same as ID of ID_IR, and it is consumed two times, SCR_CIR shows the 
larger power consumption than both ID_IR and ACR_IR. Therefore, SCR_CIR is not a 
good candidate for a low power application. To reduce ID using ACR, it is necessary to 





Figure 33. Asynchronous charge recycling with an inverter receiver (ACR_IR) and 







Figure 34. Timing diagram and power consumption of ACR_IR, SCR_CIR, and inverter 
driver with an inverter receiver (ID_IR). 
 
3.4.3 Proposed Push-Pull Level Converter (PPLC) 
Figure 35 shows the conventional LC [41] and the proposed push-pull LC (PPLC). 
The conventional LC is composed of an inverter receiver (P2, N2), a PMOS diode (P0), 
and a PMOS trigger (P1), so it is called a PMOS-driven level-converter (PLC). PLC is 
effective to reduce IS partially during ACR operation. Therefore, to reduce IS during the 
whole period, the symmetric type of LC is necessary like PPLC. It is composed of the 




makes Z node higher than GND during the second TEQ. As DQ transitions to VDD, DQ 
turns on the NMOS N1 connecting the Z node to GND.  
 
Figure 35. PLC and PPLC showing initial status starting to consume IS at LtoH transition. 
 
(a) 






Figure 36 continued. 
 
Transient & DC Analysis of PLC and PPLC: Figure 36(a) compares the transient 
responses when D transitions from low to high (LtoH). PLC starts to operate when D 
arrives at 0.52 V by making VGS of N2 higher than threshold voltage (Vth), which is 
denoted in Figure 35. Meanwhile, PPLC starts to operate at 1.46 V by making VGS of N2 
0.81 V, and VDS of N0 0.65 V. Figure 36(b) compares the static voltage transfer 
characteristics (VTC) of PLC and PPLC according to the direction of input voltage (VD). 
The inverter gate threshold voltage (VI) is defined by the point where the voltage transfer 
curve intersects the unity gain line defined as VZ = VD [44]. Generally, VI of the inverter 
is designed as 0.5VDD, which is fixed irrelevant to the input voltage transition. For both 
PLC and PPLC at HtoL transition, VI is driven by 
2 2






VV = =V ,
2
                                                      (15) 
where VTp and VTn are threshold voltages, and βp and βn are transconductances of PMOS 
and NMOS, respectively. Then, VTp = VTn = VT and βp = βn = β are assumed. In this case, 
because VY, which is the initial voltage of Y node, is less than VDD due to the diode of P0, 
VI is less than 0.5VDD. This means that the outputs of PLC and PPLC start transition after 
the inputs cross over 0.5VDD, and it helps to reduce IS. However, at the LtoH transition, 
while VI of PLC is given by VM same as the inverter buffer, VI of PPLC is derived by  
2 2
I X T DD I Tβ/2*(V -V -V ) =β/2*(V -V -V ) ,                               (16) 
DD X
I M+
V VV = + =V . 
2 2
                                              (17) 
Because VI of PPLC is larger than VM, and VZ starts to transition after the input 
crosses over 0.5VDD. VM+ of PPLC helps to reduce IS compared to PLC having VM. 
 
3.4.4 Asynchronous Charge Recycling Scheme with PPLC (ACR_PPLC) 
The proposed ACR_PPLC is shown in Figure 37. To reduce the dynamic power 
consumption of CR optimally, the non-overlapping equalization generator (EQgen) is 
proposed. The non-overlapping EQgen makes the equalization signal (EQ) to equalize D 
and D_storage before D is driven through VDD by guaranteeing the rising of EQ after the 
falling of EN and the rising of EN after the falling of EQ. Figure 38 shows the power 
consumption comparison of PLC, IR, and PPLC versus TEQ.  As TEQ increases, the 
power consumption of PLC, IR increases almost linearly due to IS, while IS stays 










Figure 38. Power comparison versus TEQ and CL at VDD=1.8 V, 125 oC, FF. 
 
This means that PPLC can block IS efficiently in the charge-recycling operation. The 
power consumption of ID_IR, SCR_CIR, ACR_IR, and ACR_PPLC versus a load 
capacitance (CL) is shown in Figure 38. When CL is small, ID_IR is smallest among all 
schemes since the additional power consumption to operate the control blocks of other 
schemes is not required. However, as CL increases, CR takes an effect. Moreover, 




3.5 Robust Latch-Type Sense Amplifier Using an Adaptive Latch 
Resistance 
3.5.1 Introduction 
A conventional latch-type sense amplifier (SA) was one of the best candidates for a 
static random access memory (SRAM) [45], [46] as well as an analog functional block [47] 
for its time-proven performance. The SA characteristics that the logic status is hard to be 
changed once the condition for the latch feedback is settled can be a double-edged sword; 
In an SRAM, if the bit-line voltage swing (∆VBL) does not meet the minimum SA margin 
(SM), read-failure probability is increased. As bit-cell leakage current (ILEAK) problems and 
PVT variations are aggravated in ultra deep-submicron (UDSM) technologies [48] SM 
degrades SRAM performance. In this paper, we propose the robust latch-type SA with an 
adaptive resistance technique to solve the problem mentioned above. The resistance 
(latch_R) is inserted in the latch of SA, and adaptively controlled by the voltage level of 
bit-lines to make SA more immune to mismatches.  The leakage current of bit-cell is 
important not only for low power, but also for reliability, because it affects ∆VBL by 
decreasing the precharged voltage level of bit-line. Figure 39 illustrates the block diagram 
of one column bit-cell array showing the worst effect of leakage current and a data 
structure on ∆VBL. When an active bit-cell stores the opposite data to other inactive bit-cells, 
∆VBL is reduced by a voltage drop of BLb due to the summation of ILEAK. Moreover, under 
the worst process, voltage, and temperature (PVT) condition, it is excessive enough to fail 






Figure 39. Block diagram of bit-cell array showing an ILEAK effect on a ∆VBL. 
3.5.2 Conventional Latch Type Sense Amplifier 
Figure 40(a) shows the conventional latch-type SA. It consists of an input stage 
(MP1/MP2), a latch stage (MN1/MP3, MN2/MP4), and SA enable stage (MP5). Without 
any mismatch in SA, the latch output nodes (SO and SOb) move in the same direction to the 
tiny ∆VBL. However, due to unfavorable SA mismatches, enough ∆VBL is necessary to 
overcome the SA mismatches. Therefore, it makes SA enable signal (S_EN) delayed to 




the read-failure simulation result of the conventional latch-type SA. The ∆VBL is set to a 
value that is smaller than the SM and the unfavorable mismatches are given to the 
transistors. Therefore, SO and SOb move to be latched to the low and high status, 










3.5.3 Proposed Latch Resistance-Controlled SA 
 
Figure 41(a) shows the proposed SA with a latch-resistance (latch_R). It looks similar 
to the conventional SA except for the latch_Rs which are controlled by the gate voltages of 
BIT/BITb. The latch_R is connecting the gate of the latch inverter to the output of the other. 
In this way, it can control the connectivity strength between the latch output and input. 
When a BLb falls below a precharge level due to ILEAK, the resistance value which connects 
an SO to an SOb is increasing, and the connectivity strength between two nodes gets to 
decrease accordingly. This makes delay for latches to amplify the initial voltage difference 
made by the BL/BLb. Figure 41(b) shows simulation result of the proposed latch_R-type 
SA. Mis-LMP2/MP1, mis-LMN2/MN1, and mis-C2/1 are 15% respectively, which is same as the 
conventional SA. Moreover, there is additional 15% length mismatch in 
latch_R1/latch_R2 (mis-LR1R2) for the fair comparison with the conventional SA without 
latch_Rs. Time response is divided into four regions compared to three of the conventional 
one. 
1) During T1 (precharge phase), SA is precharged before SA evaluation like the 
conventional SA. Therefore, SO/SOb and S_REF are set to a similar voltage level to those 
of the conventional one initially. PMOSs with the latch-R1/latch-R2 connect SO_g to SOb, 
and SOb_g to SO at this phase.  
2) During T2 (sense amplifier enable phase), SA is enabled to activate the internal 
nodes. The initial voltage difference in SO/SOb is decreasing, and it comes to 0 V at the 
end of T2 due to the reverse SA mismatches. However, SO_g/SOb_g stay in an initial state 
with smaller voltage difference. It means that an SO_g higher than an SOb_g can change 








Figure 41. Proposed latch-resistance sense amplifier. (a) Schematic. (b) Simulation.  
 
3) During T3 (regeneration phase), SA regenerates the latch nodes like the 
conventional one. Even if SO is made higher than SOb at the start of T3, SO is lower than 
SOb to overcome SA mismatches. SO_g/SOb_g stay in forward direction (SO_g > SOb_g). 
At the end of T3, SO/SOb overcome SA mismatches, and start to be amplified through a 
regeneration of two inverters. To analyze SA in this phase, it is necessary to investigate a 
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                      (18) 
where μn is electron mobility, COX is oxide capacitance, and W, L are transistor width and 
length. This equation means that latch_R is defined by the gate and the source voltage. 
Meanwhile, latch_R1 is controlled by BL acting as a resistance connecting SOb to SO_g. 
Therefore, as BL is lowered, it helps for SO_g in a forward direction to be amplified 
through a latch inverter by helping the latch output to recover the reverse mismatches. 
Figure 42 shows the conceptual timing of SO/SOb, SO_g/SOb_g, and BL/BLb showing the 
nodes of latch_R1/latch_R2 transistors in a regeneration phase.  
 
(a) 
Figure 42. (a) Conceptual timing of SO/SOb, SO_g/SOb_g, and BL/BLb showing the nodes 







Figure 42 continued. 
 
4) During T4 (latch phase), SA is latched at the final state. Due to the forward 
SO_g/SOb_g, SO/SOb are set to the forward state at the end of T4. The output of the 
latch_R-type SA is also fixed after a latch phase. S_EN delay affects the system 
performance directly, and is discussed in Section IV. 
3.5.4 Latch_R-Type Sense Amplifier Analysis 
3.5.4.1 Output Margin (OM) analysis 
∆VOUT in a forward direction is given by 
 
Δ )= -( ( ) ( ),OUTV forward V SOb V SO                         (19) 
 
where BL is lower than BLb without mismatches. Meanwhile, ∆VOUT in a reverse direction 
is given by  
 





where mismatches is biased to make SOb lower than SO at a ∆VBL = 0 mV. If BLb is higher 
than BL, SA outputs, SOb/SO, are supposed to be VDD/0. However, the latch output 
voltages move toward a reverse direction due to reverse mismatches. To make a right 
operation of SA, ∆VOUT (forward) must be larger than ∆VOUT (reverse). When ∆VOUT 
reaches the latching voltage at which SA is latched, ∆VOUT (reverse) is larger than ∆VOUT 
(forward) for the conventional SA. Therefore, SOb/SO reach 0 V/VDD, even if BL is lower 
than BLb by ∆VBL. On the contrary, the proposed SA having 100 mV input voltage margin 
can overcome 15% mismatches, and make it operate in a right direction.  Moreover, for the 
proposed latch_R-type SA, it is shown that ∆VOUT (reverse) decreases as the gate voltage of 
the latch_R is decreasing. This indicates that the lower bit-line voltage makes SA stronger 
by making a ∆VOUT (forward) larger than a ∆VOUT (reverse).  
The output voltage margin (OM) is defined as the voltage difference of ∆VOUT 
(forward) and ∆VOUT (reverse) at a latching voltage given by  
 
Δ ) - Δ )= ( ( .OUT OUTOM V forward V reverse                        (21) 
 
OM is positive to guarantee the right operation of SA. If it is negative, ∆VBL must increase 
until OM is positive. Therefore, the larger OM means the more robust SA. Figure 43 shows 
the histogram of OM when ∆VBL is 10 mV, and the number of samples is 1000. The 
mismatch is applied to two latch-inverters two input-stage PMOS transistors, and two 
latch_R-NMOS transistors. The Monte Carlo simulation shows that the proposed SA 
provides 39% larger OM, and 30% less negative OM. Figure 44 shows the OM versus 
length mismatch and ∆VBL. The proposed SA shows more positive OM. This means that the 





(a)                    (b) 
Figure 43. Histogram of OM. (a) Conventional, and (b) Proposed SA. 
 
 
(a)                                                                     (b) 
Figure 44. Output margin sweep versus mismatch ratio and input voltage margin. (a) 






            (a)                    (b) 
Figure 45. (a) Simulated SM versus mismatch types, and ratios. 
 
3.5.4.2 Mismatch Effects on an SM 
The mismatch effects on SM are shown in Fig 45(a). It is assumed that 15% length 
and capacitance mismatch in each transistor are mixed together to compare the effects of 
complex mismatch types. Then, three types of mismatches are applied together including 
the mismatch of latch_R transistors. The simulation shows that SM is improved in the 
proposed SA from 110 mV to 80 mV by about 28 % at mis-LMP2/MP1 =mis-LMN2/MN1 
=mis-C2/1=mis-LR1R2=15%. Figure 45(b) shows the SM comparison as a mismatch ratio 
changes from 5% to 20%. The simulation shows that an SM is improved by from 28% to 
22%.  
 
3.5.4.3 Latch Resistance Effect on SA speed 
The latch_R enhances SM sacrificing SA speed. SM enhancement and the speed 
degradation of the proposed SA are different according to latch_R shown in Figure 46. SM 




changed by controlling the width and length of NMOSs. The simulation shows that SM is 
enhanced by from 16% to 31%, and the SA speed is delayed from 4% to 12% as the 
resistance changes. The small resistance value is more efficient for both SM and speed 
enhancement. latch_R effect on SA without mismatches at ∆VBL = 300 mV is investigated. 
The proposed SA operates more slowly than the conventional one by about 8 ps of 4% of 
SA speed, 179 ps. This is caused by latch_Rs loading effect. 
 
Figure 46. Simulated SM and speed versus various latch_R with mismatches. 
 
3.5.4.4 Latch Resistance Effect on Bit-Cell Array and SA 
When the speed and the power of SA are studied, they must be considered inside the 
bit-cell, because the speed and power degradation in SA could be trivial for that of a bit-cell 
array. On the contrary, the reduced SM for the proposed SA can enhance the speed and 
power considering the evaluation of a bit-cell data. Figure 47 shows the timing diagram 




conventional SA requires the larger SM than the proposed SA, an S_EN of the conventional 
SA is delayed to obtain the larger SM after the bit-cell is activated by WL. Moreover, the 
larger ∆VBL also affects the power consumption in a bit-cell array.  The delay and the power 
effects can be different according to a bit-cell design and a bit-line capacitance. 
 
 
Figure 47. Timing diagram showing ∆T (WL, S_OUT). 
 
Figure 48(a) shows evaluation time comparison versus a bit-line capacitance. As the 
stacked bit-cells in one column increase, the bit-line capacitance increases. Therefore, the 
time to make SM for a safe SA increases proportionally. For the less SM required for the 
proposed SA, it shows ∆T (WL, S_OUT) is decreased. Figure 48(b) shows power 
consumption versus bit-line capacitance. Power consumption is related not only to bit-line 
capacitance, but also to the multiplexer (MUX) structure in bit-cell array. As the 
capacitance increases, the power reduction of the proposed SA increases proportionally, 
even though there is the power consumption penalty in the proposed SA. From the 
simulation results, it can be seen that the proposed latch_R-type SA decreases the speed 












3.5.5 Test Chip Experiment and Measurement Results 
Figure 49 shows a block diagram of SA test chip. In order to compare an SM of the 
conventional and the proposed SA, a control block, x-decoder, and a memory cell array are 
shared. The leakage current generator cell (LEAK_MC) is placed on the top of the 128 × 3b 
MC array. For the enough leakage current to decrease the input voltage margin generated 
by a bit-cell on-current in a test chip, the wordline (WL) of a LEAK_MC is raised to an 
appropriate voltage through a test pin (WL_LEAK). After writing the opposite data into the 
MC array, an SRAM reads out the bit-cell data by sweeping a WL_LEAK. An output MUX 
makes it possible to read out the output data through the different SA selectively for the 
same bit-cell data. By comparing the voltage level of a WL_LEAK with which SA reads the 
wrong data, the robustness of SA can be investigated. 
Figure 50(a) shows the micrograph of SA test chip. It is fabricated in a 0.18-μm 
CMOS technology, and the size of the test chip is 226 ⅹ 276 μm2. The measurement result 
of an SM comparison is shown in Figure 50(b). Even if the sufficient data in various supply 
voltages were not gathered, the proposed latch_R-type SA shows the superior SM 





              
 
Figure 49. SA test chip schematic. 
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3.6 Fully-gated ground 10T-SRAM bitcell in a 45-nm SOI technology 
3.6.1 Introduction 
In an ultra deep-submicron (UDSM) technology, it has been more difficult to acquire 
the large voltage difference of high capacitance bitlines (∆VBL) due to the increased 
subthreshold leakage current (IOFF) of a memory cell (MC). IOFF affects ∆VBL by decreasing 
the precharged voltage level of a bitline (BL). Therefore, the data-dependent IOFF was 
investigated for a robust SRAM operation [49]. To mitigate IOFF, the single-ended (SE) 8T 
was proposed instead of the conventional differential-sensing (DS) 6T. By separating the 
read-port from the write-port, the cell latch effect on the read bitline could be minimized. 
However, SE-8T must sacrifices the longer BL evaluation time in addition to large 
dynamic power consumption accounting for the stable SE sense amplifier (SA) operation. 
The leakage-compromising 8T (8T-LC) was proposed to reduce the data-dependent IOFF 
issue [50], as shown in Figure 51. The 8T-LC is composed of 6T and IOFF-compensation 
transistors (M5, M6), which generate IOFF complimentarily to BL and /BL at the same time. 
Therefore, IOFF effect can be cancelled out irrelevant to the data pattern of inactive MCs. 
However, due to compensating IOFF, static leakage power increases compared to 6T. 
Moreover, as the number of MCs per bitline (NOB) increases, both BL and /BL are 
lowered below the precharged level due to additional IOFF, resulting in increased dynamic 
power consumption and reduced on-cell current. Some literatures addressed the advantage 
of 10T structure [51], [52], as shown in Figure 51. 10T can achieve ∆VBL faster than SE-8T, 
because the small voltage, 50 mV, is necessary for differential-sensing sense-amplifier 
(DS-SA). However, 10T still suffers from data-dependent IOFF mismatches caused by 




decoder (10T-RGND), as shown in Figure 51 [54]. 10T-RGND forces RGND to GND only 
for an active MC, and VDD for inactive MCs. 6T, 8T-LC, 10T, and 10T-RGND MCs were 
designed in a 45-nm SOI technology, the layouts of which are shown in Fig. 1 with 1.856 × 
1.237 um2, 1.856 × 1.237 um2, 2.274 × 1.237 um2, and 2.274 × 1.237 um2, respectively.  
 






Figure 52. 6T, 8T-LC, 10T, and 10T-RGND MC array showing IOFF effect on ΔVBL. 
3.6.2 Leakage Current Effect on Bitline 
Figure 52 shows IOFF effect of 6T, 8T-LC, 10T, and 10T-RGND MC array on ∆VBL 
according to data-pattern. As active MC evaluates the stored data through /BL or /RBL by 
on-current (ION) of the pass transistors (N4, or N8 and N10), IOFF affects BL and/or /BL by 
lowering the precharged level. For 6T and 10T array, the effect of IOFF increases 
proportional to the number of MC (01), which stores the opposite data to the active MC. If 
the sizes of the pass transistors (N3, N4, N5, and N6) are the same, the difference between 
ION and IOFF of 6T under the IOFF worst condition is given by 




where N is the number of MCs per bitline, and the numbers of MC(10) and MC(01) are 0, 
and N-1, respectively.  
Meanwhile, ΔI (8T-LC) under the IOFF worst condition is given by 
ON_weak OFF OFF ON_weakΔI (8T-LC)=I + (N-1)  (I ) - (N-1)  (I ) = I ,× ×            (23) 
where ION_weak is the reduced ION as /BL is lowered below the precharged level due to the 
forcing IOFF. 8T-LC compensates IOFF of BL and /BL regardless of data pattern. However, 
ION is accordingly reduced due to the reduced drain-source of voltage (VDS) of N4.  
Then, ΔI (10T) under the IOFF worst condition is given by 
ON OFF OFF2 ON OFFΔI(10T)=I +(N-1) (I )-(N-1) (I )=I -(N-1) (I ),× × ×             (24) 
where the size of N7, N8, N9, and N10 is twice of those of the 6T, and IOFF2 is assumed to 
be twice of IOFF.  
Meanwhile, for the proposed 10T-RGND, RGND of inactive MCs are forced to VDD 
as a row-decoder derives a row-wordline (RWL) to full GND. Since drain-source voltages 
(VDS) of pass transistors (N7, N8, N9, and N10) are almost 0 V, IOFF can be reduced to 
IOFF_weak. Therefore, ΔI (10T-RGND) under the IOFF worst condition is driven by 
ON OFF_weakΔI(10T-RGND)=I -(N-1) (I ),×                                 (25)  
where IOFF_weak is much less than IOFF. The IOFF worst condition of 10T-RGND happens 
when all the inactive MCs store ’01‘ data, while those of 6T and 10T happen when all 




3.6.3 Simulation Results 
Figure 53 shows VBL and V/BL of 6T, 8T-LC, 10T, and 10T-RGND versus NOB. MCs 
are designed as shown in Fig. 1, and simulated in a 45-nm SOI technology at VDD = 1.0 V, 
125 oC, and fast corner process. VBL and V/BL are measured at 200-ps delay after WL or 
RWL is enabled. In simulation, ΔVBL becomes negative from NOB = 230, and 320 for 6T, 
and 10T, respectively. However, 8T-LC and 10T-RGND have positive ΔVBL until NOB = 
1024. Meanwhile, VBL and V/BL of 8T-LC decrease more abruptly as NOB increases than 
those of 10T-RGND. These results indicate that the swing range of BL and /BL (VSWING) of 
8T-LC is larger than that of 10T-RGND consuming more dynamic power. VSWING of 6T, 
8T-LC, 10T, and 10T-RGND at NOB = 1024 are 286 mV, 503 mV, 385 mV, and 118 mV, 
respectively. The small VSWING of 10T-RGND can compensate redundant power 
consumption for driving RGND line on every clock cycle.  
Figure 54 shows static leakage power consumption and ΔVBL of 6T, 8T-LC, 10T, and 
10T-RGND versus NOB. While 10T-RGND has more transistors than 8T-LC, the total 
static leakage current of 10T-RGND is 5% less than 8T-LC, 17% less than 10T, but 22% 
larger than 6T at NOB = 1024. When the minimum ΔVBL to overcome SA offset is 50 mV, 






Figure 53. VBL and V/BL of 6T, 8T-LC, 10T, and 10T-RGND versus NOB. 
 
Figure 54. Static leakage power consumption and ΔVBL of 6T, 8T-LC, 10T, and 




The figure of merit (FOM) of SRAM MC is derived by area, total static leakage 





× ×                                      (26) 






















3.7 Low-Power Techniques of Sub-blocks for LP-MRSS 
3.7.1 Overview 
To minimize the power burden of spectrum sensing, it is desirable to reduce the 
power consumption of the MRSS. Therefore, the sub-blocks of the MRSS are optimized as 
a low power MRSS (LP-MRSS) as shown Figure 55. The LP- MRSS consists of RF 
front-ends, a low power digital window generator (LP-DWG), analog correlators, a 
fast-sweeping (F/S) frequency synthesizer, and pipeline analog-to-digital converter (ADC). 
RF front-ends of a low-noise amplifier (LNA), mixers, and a phase locked loop (PLL) 
downconvert an RF to a baseband. An analog correlator calculates a signal power of a 
baseband signal with a window from the LP-DWG. The results are digitized by pipeline 
ADCs for post-processing in an FPGA. The LP-DWG is composed of a random access 
memory (RAM), a digital-to-analog converter (DAC), and a low pass filter (LPF) to make 
an arbitrary window with variable duration for a multi-resolution spectrum sensing 
functionality of the LP-MRSS [55].    
 




3.7.2 Low-Power Analog Correlator 
 
Figure 56. Low-power analog correlator. 
 
 
Figure 56 shows an analog correlator of LP-MRSS sub-blocks. By doing correlation 
between the downconverted input signal and the window generated from the DWG, the 
signal power within the window bandwidth is calculated. An analog correlator is composed 
of a multiplier and an integrator. A multiplier is optimized to reduce the power 
consumption by considering the bandwidth requirement that is less than 10MHz. Then, an 
output common-mode feedback circuit and a 6-bit current DAC are added to control the 












3.7.3 Low-Power Pipeline Analog-to-Digital Converter 
 
Figure 57. Low-power pipeline analog-to-digital converter. 
 
A low-power pipeline ADC shown in Figure 57 is composed of a sample-and-hold 
(S/H) stage and 8 pipeline stages. All the digital outputs of a pipeline ADC are merged by a 
digital correction block, and synchronized with a proper delay to generate 9b digital 
outputs finally. Then, two adjacent stages of a pipeline ADC are sharing op-amps 
commonly to reduce the power consumption. Therefore, 4 op-amps are used for an 
optimum architecture instead of 8 op-amps. Moreover, to ensure a wide dynamic range of a 
pipeline ADC, a novel architecture adopting complimentary inputs for dynamic 










3.7.4 Fast-Sweeping Frequency Synthesizer 
 
Figure 58. Fast-sweeping frequency synthesizer. 
 
The overall spectrum sensing time is one of the most important specifications of the 
LP-MRSS. To reduce the PLL settling time overhead in the spectrum sensing of the 
previous MRSS [8], [9], the F/S frequency synthesizer consisting of two identical 
sub-PLLs is proposed as in Figure 58. While one sub-PLL, which settled already in one 
channel, provides a clock into the LP-MRSS, the other sub-PLL moves to the next channel 
and starts settling down. Since the settling time of one sub-PLL is less than one-channel 
sensing time of the LP-MRSS, it can use another clock immediately without additional 
settling time burden of the frequency synthesizer in the next channel. As a result, the total 
sensing time throughout the target frequency bands is given by  
( )- 1 (sec),end starttotal AVG buf
step
f ft N t t
f ω
⎛ ⎞
⎡ ⎤= + × +⎜ ⎟ ⎣ ⎦⎜ ⎟
⎝ ⎠
                     (27) 
where (fend – fstart), fstep, NAVG, tω, and tbuf is the target frequency band range, the frequency 
hopping step, the number of sensing per one channel, the window duration, and a margin 




50 averages to sense the frequency bands from 512MHz to 698MHz, tω is 1μs, tbuf is 0.15 
μs, and NAVG is 50, then the total sensing time is 10.7 ms.  
The reduction of the total sensing time is achieved using two sub-PLLs, which results 
in sacrificing the power consumption compared to the single-PLL architecture. However, 
by adopting the integer-N PLL instead of the fractional-N PLL, the F/S frequency 
synthesizer could reduce the dynamic power consumption of sigma-delta modulator and 
digital circuitry. 
Meanwhile, the F/S frequency synthesizer adopted the saturated-type ring voltage 
controlled oscillator (VCO) [53] instead of an LC-VCO for the wide tuning range and 
small area. Therefore, phase noise is degraded compared to the PLL in the previous MRSS 
utilizing an LC-VCO from -115 dBc/Hz to -107 dBc/Hz at 500 kHz frequency offset. 
Generally, phase noise of the LO signal make interferers folded into the in-band when it is 
mixed with the input RF signal by the reciprocal mixing, which degrades the jammer 
selectivity. However, because phase noise of the F/S frequency synthesizer is much less 
than the jammer selectivity of 35dB at 500 kHz offset, the sensitivity degradation due to 













3.8 Measurement Results of LP-MRSS 
Figure 59(a) shows the multi-resolution cos4 windows generated from the LP-DWG. 
The output spectrum of the LO signal from the DAC in the LP-DWG shows a spurious-free 
dynamic range (SFDR) of 45 dB. Any spurious tone at the LO signal makes thermal noise 
and/or interferers folded into the in-band by the reciprocal mixing, thus creating an error in 
the signal detection and reducing the signal selectivity of the LP-MRSS. However, an 
SFDR of 45 dB is larger than the jammer rejection ability of the signal path, and noise 
increment due to the reciprocal mixing is negligible. Therefore, even the largest spurious 
tone does not severely degrade the sensitivity and selectivity.  
Figure 59(b) shows the power reduction of the proposed DTB, which reduces the 
power consumption of the LP-DWG by from 12% to 15% at different clock frequencies 
with 5% area and speed overhead. The power reduction is achieved not only in a bit-cell 
array as shown in (4), but also in a sense amplifier array of MSBs. 
Figure 59(c) shows the power reduction of a diode-connected low-swing signaling 
scheme of the LP-DWG. The SR buffer is more effective in a low supply voltage when an 
Ishort is comparable to a dynamic current driving the SR buffer.  
 
(a) 
Figure 59. Measured results of LP-DWG. (a) Multi-resolution cos4 window. Power 








Figure 59 continued. 
 
Figure 60 shows the measured spectrum sensing feature of the LP-MRSS. A -39 dBm 
OFDMA-modulated signal and a -54 dBm one-tone signal are used as inputs to both a 




with a resolution bandwidth of 200 kHz and the averaging of 10. Figure 60(b) is measured 
by the LP-MRSS with a window frequency of 75 kHz, meaning the detection bandwidth of 
about 150 kHz. The LP-MRSS shows the competitive spectrum sensing functionality 
compared to the commercial spectrum analyzer.  
Figure 61 shows the measured in-band detection result of the LP-MRSS. The CW 
input signal is detected with a 100-kHz window at a 624-MHz PLL frequency while 
sweeping the input power. The LP-MRSS can detect the input power from -72.5 dBm to 
-48.5 dBm successfully within ±1-dB error from the ideal linear response. Below -72.5 
dBm of the input power, the detected power is too close to the noise level. Above -48.5 
dBm, the correlator block of the LP-MRSS starts to saturate. The detection range can be 
extended by controlling gains of the LNA, mixer, and VGA blocks. 
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Figure 60 continued. 
 
 





Table IX shows the power comparison of the LP-MRSS versus the previous MRSS. 
Since the LP-DWG adopts both low-power architectures shown in Section II, the power 
consumption is reduced by about 30% compared to the previous DWG. Additionally, the 
output buffers which were inserted for probing the sub-blocks are optimized for the power 
reduction. Even if the ADC blocks are additionally integrated, the power consumption of 
the LP-MRSS is 122 mW at a 1.8-V supply voltage, and 19.2-MHz clock frequency 
showing 32% less power consumption than the previous MRSS.  
 
TABLE IX 






































Conclusions and Future Works 
4.1 Technical contribution and impact of the dissertation 
In this dissertation, the SRAM-based on-chip arbitrary waveform generator (AWG) is 
developed for two types of analog signal processing applications: a multi-resolution 
spectrum sensing (MRSS) and a matched filter (MF). The AWG utilizes a power-efficient 
technique, in which an SRAM merges an address generator into the x-decoder. The power 
consumption of the SRAM and address generator is analyzed according to the toggling rate 
of the addresses, and applied to a multi-resolution and multi-waveform spectrum sensing 
process. The proposed low-power technique reduces power by 18% of SRAM and address 
generator at a 1.8-V supply voltage. The AWGs are fabricated in a 0.18-μm CMOS 
technology and demonstrate a cos4 window, a chirp signal, and a Daubechies wavelet with 
a 45-dBc spurious-free dynamic range (SFDR) and a cross-correlation factor of 0.96 to 
0.988 with ideal signals. 
Moreover, the low-power techniques for the low-power AWG are proposed in the 
Chapter III. A self-deactivated data transition bit (DTB) structure reduces the power 
consumption in SRAM by limiting the toggling of the internal bitcell in the operation of the 
AWG. It shows about 12% to 15% power reduction compared to the conventional DTB 
structure. Then, the diode-connected low-signaling scheme with a short-current (Ishort) 
reduction buffer is proposed to reduce the power consumption in the long loading lines 




The charge-recycling scheme is proposed to be applied in an asynchronous logic 
utilizing the proposed push-pull level converter. The proposed ACR_PPLC scheme can be 
used in the low-power digital block where the system timing is not critical, but the 
interconnect lines between blocks are long. In comparison with the conventional inverter 
driver with an inverter receiver (ID_IR), the synchronous charge-recycling with a 
clocked-inverter receiver (SCR_CIR), and the asynchronous charge-recycling with an 
inverter receiver (ACR_IR), ACR_PPLC reduces power consumption most effectively by 
limiting short circuit power consumption in the receiver block while achieving 
charge-recycling in simulation. 
Then, this dissertation addresses the robust latch-type sense amplifier using an adaptive 
latch resistance (latch_R-SA). The latch_R-SA shows an improved sense amplifier margin 
(SM) at the different mismatches by simulation for the negligible speed and power penalty. 
The reduced SM of SA can decrease the speed and power of a MC array according to the 
different bit-line capacitance loading, bit-cell design, and MUX structure of a MC array. 
The test chip which models bit-cell leakage current in a 0.18-μm CMOS technology shows 
the SM enhancement by from 6% to 12% at the different supply voltages. The proposed 
latch_R-SA can be effectively applied to the double-sensing (DS) bit-cell structure in 
deep-submicron technologies where the robust SA is essential for the large bit-cell leakage 
current and on-die mismatches. 
As IOFF affects ∆VBL more aggressively in an UDSM, MC is crucial for a robust 
SRAM design. In this dissertation, the fully-gated ground 10T (10T-RGND) is proposed to 
limit IOFF dynamically. While 10T-RGND occupies larger area due to the additional four 




ΔVBL = 50 mV than 6T, 8T-LC, 10T. The FOM of 10T-RGND is larger than 6T, 8T-LC, 
and 10T by 17x, 5.2x, and 13x, respectively, which indicate that 10T-RGND can be among 
the best candidates for the differential-sensing MCs in an UDSM. 
Finally, the several low-power techniques are applied to the low-power MRSS 
(LP-MRSS) with the low-power analog correlator, the low-power pipeline ADC, and the 
fast-sweeping frequency synthesizer. The LP-MRSS IC is developed as an opportunistic 
spectrum sensing technique for the cognitive radio application through the whole white 
space in UHF bands. The LP-MRSS shows a successful spectrum sensing functionality of 
a 24 dB dynamic range with 32% less power than the previous MRSS [8], [9]. The 
LP-MRSS is fabricated in a 0.18-μm CMOS technology with 9.2 mm2 area. The LP-MRSS 
techniques will be useful for the advance of CR applications in the future. 
 
4.2 Scope of future research 
In this dissertation, the research has focused on the implementation of the low-power 
SRAM circuits, which are the main block of AWG. The proposed memory bit-cell, 
sense-amplifier, and the low-power architecture could be applied to the low-power AWG 
in UDSM technology. Moreover, the proposed low-power techniques can be fully 
implemented in the AWG for the analog signal processing applications: the 
multi-resolution spectrum sensing (MRSS) for the cognitive radio (CR) application and the 
analog matched-filter (AMF) for the radar application. Those applications have been 
proposed as a key functional block in the emerging analog processing techniques. 
Therefore, the proposed low-power techniques could be used as a key technique in the 
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